Feedback-Directed Data Cache Optimizations for the x86

Ronald D. Barnes^{*} Ronnie Chaiken David M. Gillies

Microsoft Research

One Microsoft Way, Redmond WA, 98052

rdbarnes@crhc.uiuc.edu, {rchaiken, dgillies}@microsoft.com

Abstract

10 11 12

The vast majority of desktop microprocessors in use 2 today belong to a single architectural family, the x86. 3 The success of this architecture has led to a large 4 number of microarchitectures and a growing need to 5 evolve the ISA to meet the changing demands of 6 applications. Unfortunately, most compiled code today targets the 486 or Pentium[®],[¤] thereby missing 7 8 performance opportunities of newer processors. We believe that specialized compilation within the x86 family can yield large performance gains over generically compiled code. This paper examines the effectiveness of the Pentium III data cache 13 management instructions on desktop applications. We 14 use a memory trace analysis in our optimization to 15 guide the placement of cache prefetch and cache 16 bypass instructions at the binary-level. Our results 17 show that significant performance improvements can 18 be achieved for a wide range of applications.

1 Introduction

19 Since the advent of the 386, the number of 20 implementations within the x86 family of 21 22 microprocessors has grown very rapidly. These implementations run the gamut of modern computer $\overline{2}\overline{3}$ architecture: non-pipelined to pipelined, scalar to 24 superscalar, in-order to out-of-order, cacheless to 25 having a highly stratified cache structure. At the same 26 27 28 29 time, the ISA has been evolving to meet the changing demands of applications. ISA enhancements include support for 32 bit addressing, partial instruction predication, multimedia extensions with SIMD 30 support, and an increase and widening of the register 31 set. In addition, the circuitry surrounding the CPU has 32 changed. For example, the sizes of off-chip cache and 33 main memory have increased many-fold. Factoring 34 the contributions of several different manufacturers 35 into the mix has made for a very diverse landscape 36 within the x86 family.

37 Unfortunately, most code intended for the x86 38 platform is compiled targeting the 486 or Pentium 39 thereby missing performance opportunities of newer 40 processors. There are several reasons for this choice.

41 In order to deliver software that runs on the full range 42 of x86 platforms one cannot make assumptions about 43 the existence of special new instructions or try to 44 exploit a new microarchitectural feature. Also, due to 45 the ever-tightening product development cycle time, 46 testing multiple executables has generally prevented 47 machine-specific versioning. This limitation has been 48 overcome in a very small number of cases by the 49 conditional execution of specialized code within 50 dynamically linked libraries. These examples are 51 often handwritten in assembly language to maximize 52 the performance of a few critical routines. However, 53 this is far from a complete solution for general 54 programs.

55 While there are a number of pragmatic reasons for 56 adopting the one-size-fits-all approach to software 57 delivery, we contend that significant potential 58 59 performance gains offered by variations in x86 platforms are being overlooked. In this paper we 60 demonstrate one area for performance improvement in 61 this space. Specifically, we make use of the Pentium 62 III's data cache management instructions to illustrate 63 the gains that are available in general programs. Our 64 optimization heuristics improve data cache 65 performance by inserting prefetch and bypass 66 instructions directly into the binary, through binary 67 rewriting. The heuristics use information that is gathered from a cache simulation that consumes 68 69 memory traces on the fly.

70 The remainder of this paper is divided into five 71 sections. Section 2 reviews previous related work in 72 this area. Next we describe the methodology used in ź3 our experiments. Section 4 describes the Pentium III 74 instructions used in this study and the heuristics used 75 to drive the optimizations are described in Section 5. 76 Our results are presented in Section 6 and the final 77 section contains some concluding remarks.

2 Previous Work

78 Previous work advocating processor-specific 79 optimizations on x86 processors has been done by 80 Merten[13]. Much of this work focused on a 81 framework that enables optimizations, rather than on 82 the optimizations themselves. In addition, the 83 optimizations presented were mostly ad-hoc pattern 84 matching. In this work, we present a trace-directed 85 analysis to guide the placement of data cache 86 management instructions.

^{*} Ronald D. Barnes is currently with the IMPACT Research Group in the Center for Reliable and High-Performance Computing, University of Illinois, Urbana-Champaign, Illinois 61801.

^a Intel, Pentium, MMX and Pentium® III Xeon are either registered trademarks or trademarks of Intel Corporation in the United States and/or other countries.

L1 Cache Size	16kB		
L1 Associativity	4-way		
L1 access latency	1 cycle (assumed)		
L2 Cache Size (instruction & data)	512kB		
L2 access latency (measured)	~20 cycles		
Main memory latency (measured)	~65 cycles		
Cache Replacement	LRU (assumed)		
Cache block size	32 bytes		

Table 1. Cache specifics of the target Pentium III Xeon machine.

1 The performance limitations caused by the ever-2 3 widening gap between processor and main memory speed are well understood, and hierarchical caches 4 have been used to ameliorate this effect. Methods for 5 instruction cache optimizations, like code 6 and reordering[12][21] instruction cache 7 prefetching[11], have been studied and shown to 8 increase performance in some cases. Hardware 9 mechanisms for runtime data cache management[8] 10 have been examined; these mechanisms, however, 11 often require expensive hardware support. Although 12 dynamic scheduling has been shown to increase the 13 tolerance of load latency[19], even machines with out-14 of-order execution benefit from prefetching[3] and 15 load speculation[18].

16 Standard compiler techniques[15] for data 17 prefetching are well established and are used in many 18 modern compilers. These algorithms, however, tend 19 to rely on strided loops such as those in scientific 20 applications[17]. Since such loops are rare in integer 21 22 23 24 programs, data prefetching is not often used for general applications. Much of the work[16] relating to prefetching in integer programs has relied upon informing memory operations that expose the cache 25 26 27 28 behavior of instructions to the program. However, such instructions are not yet available in the x86 microarchitectural family. In this work, we demonstrate that significant improvements can be 29 achieved by using Pentium III specific cache 30 management instructions and that this is applicable to 31 a wide range of integer and floating point applications.

3 Trace Methodology

32 To effectively utilize the instruction set extensions, we 33 rely on memory trace information to locate 34 opportunities for optimizations. To gather this 35 information, every memory reference in a binary is 36 37 instrumented to generate a call to a runtime routine that generates output to a trace buffer with information 38 about the memory reference. The instrumentation code 39 sends the address of the memory instruction, the 40 address of the accessed data and the corresponding 41 size of the access to a runtime routine on each 42 invocation. Control is occasionally passed to a cache 43 simulator that consumes this trace on the fly. The 44 simulator, which is modeled after the Pentium III 45 Xeon[™] L1 data cache, keeps track of the miss 46 statistics for each memory reference. The specifics of 47 the cache hierarchy are shown in Table 1. The latency48 values are determined experimentally and are used49 later to determine the optimal prefetch distance.

50 To enable prefetch and bypass optimizations the 51 simulation keeps track of memory accesses and their 52 reuse patterns. Four types of information are gathered 53 during the simulation that is used later in the 54 optimization phase: 1. a record of the miss frequency 55 of all loads and stores is kept; 2. the strides between 56 successive dynamic occurrences of each memory 57 instruction are recorded; 3. the result of analysis 58 59 performed to determine if the cache lines brought in by each memory instruction tend to be reused before 60 being replaced from the cache is stored: 4. lines that 61 are displaced by store instructions are recorded to 62 determine if those lines are later brought back into the 63 cache on a miss. This last mechanism detects 64 situations where the miss could be avoided if the 65 earlier store instruction had not write-allocated.

66 During the analysis phase, the executables and 67 dynamically linked libraries of the benchmarks are 68 instrumented. The C runtime libraries however are 69 not instrumented, nor are the Microsoft®^{*} Windows 70 NT® system libraries. While the simulation thus sees only a partial list of all data memory accesses, the 71 72 number of memory references and cache misses found 73 during the simulation was a close approximation when 74 measured against the Pentium III performance 75 counters. This validation check provides some level of 76 confidence in our simulation.

77 Both the instrumentation and optimization of the 78 benchmarks is performed at the binary level using a 79 post-link binary rewriting technology called Vulcan 80 [20]. This technology is similar to ATOM[4], 81 EEL[10], or the IMPACT Binary Reoptimization 82 System[13]. Information from the simulation is fed to 83 a post-link optimizer tool to produce an optimized 84 binary using the heuristics detailed in Section 5. The 85 optimized binaries are then rerun using the same input 86 data as the training set to measure the effectiveness of 87 the transformation. All of our measurements are made 88 using a Pentium III Xeon 500 MHz machine running 89 Microsoft Windows NT 4.0. Each program is run 90 repeatedly on an unloaded machine and the actual 91 execution time is measured. The additional

^{*} Microsoft and Windows NT are registered trademarks of Microsoft Corporation in the United States and/or other countries.

prefetcht0	Prefetch into 0 th level cache			
	(Into both L1 and L2 in Pentium III)			
prefetcht1	Prefetch into 1 st level cache			
	(Into just L2 in Pentium III)			
prefetcht2	Prefetch into 2 nd level cache			
	(Into just L2 in Pentium III)			
prefetchnta	Prefetch non-temporal data			
	(Into just L1 in Pentium III)			
prefetch instructions				

performance metrics detailed in Section 6 are also 2 measured during these runs using the Pentium III 3 performance counters.

4 Although all the described optimizations are performed on existing binaries, the techniques described can be used at compile time to generate a machine-specific executable. In addition, since the source code is not used, these optimizations possibly 0 could be done on the host machine. This might be

10 facilitated by hardware profiling mechanisms[4][14].

4 Using the Pentium III Instructions

11 The Intel® Pentium III microarchitecture features 12 several ISA extensions that can be used to manage 13 placement of data in the memory hierarchy. The 14 extensions include both data cache prefetching and 15 cache-bypassing types of instructions. These 16 instructions can dramatically improve the performance 17 of the memory hierarchy, and thus can also 18 substantially improve application performance.

4.1 ISA Extensions

19 The Pentium III's cache control instructions are shown 20 in Table 2. Four prefetch instructions are provided to 21 allow prefetching into different levels of the cache $\overline{22}$ hierarchy. Since only two levels of cache are visible $\overline{23}$ on the Pentium III, the effect of the prefetcht1 24 and prefetcht2 instructions is the same. Three 25 26 streaming store instructions provide support for stores of various sizes that bypass the cache hierarchy. Each 20 27 28 29 of these instructions performs a non-allocating store from either the 64 or 128 bit registers. These stores bypass the cache hierarchy if their cache line is not 30 already present in the cache, otherwise they act as 31 normal store instructions. The maskmov instruction 32 performs a streaming store of selected bytes from an 33 MMX register that are determined by a mask in an 34 additional MMX register. For more information about 35 these instructions see [6] and [7]. Further information 36 on how these instructions are used in this work, and 37 the difficulties and costs for employing them can be 38 found in [1].

4.2 Data Prefetching

39 A significant body of previous research demonstrates 40 that software controlled data prefetching can

movntps	128 bit streaming store
	(From Streaming SIMD Extensions register set)
movntq	64 bit streaming store
	(From MMX register set)
maskmov	Masked variable length streaming store
	(From MMX register set)

streaming store instructions

41 significantly improve cache effectiveness and system 42 performance (see Section 2). In order to effectively 43 use any type of data prefetching, however, it is 44 necessary to determine how far in advance of a load to 45 place a corresponding prefetch. To determine this 46 optimal distance, experimental measurements are 47 made. The results of using prefetch instructions in this 48 test program executing on a Pentium III are presented 49 in Figure 1. In at test program, the number of cycles 50 between the prefetch and a load are varied from 1 to 51 100. The program consisted of long sequences of 52 dependent instructions to minimize the effect of the 53 out-of-order execution of the Pentium III. The test 54 program also ensures that the load targets would reside 55 56 in the L2 cache, but would not reside in the L1 cache. Each run of the test program is identical, except for 57 the number of dependant instructions between the load 58 and store. Figure 1 shows that the optimal number of 59 cycles needed for prefetching an L1 cache miss in our 60 test program is around 18 cycles. Not surprisingly, 61 this corresponds approximately to the latency of a L1 62 cache miss as given in Section 3. It is important to 63 note from Figure 1 that as long as the prefetch is 64 issued a few cycles before the corresponding load, 65 some performance gain is achieved, and this benefit 66 increases relatively linearly up to the optimal distance. 67 However, if a prefetch occurs too far in advance of the 68 load, there is an increased chance that the desired 69 cache line might be displaced before it is needed or the 70 fetched line might displace some data that is needed 71 first. When the load must go to main memory, maximum benefit will come from prefetching much 72 73 farther in advance. Thus, maximum benefit comes 74 from knowing which level of the memory hierarchy 75 the data resides and scheduling the prefetch 76 appropriately.

4.3 Important issues in using cache control instructions

77 The use of the machine-specific optimizations 78 considered in this work is not without cost. In the case 79 of data prefetching, the inserted prefetches can 80 significantly increase the dynamic instruction count. 81 If the memory hierarchy is swamped with prefetches it 82 can cause trailing loads to stall. Also, extraneous 83 prefetches can displace useful cache lines. When 84 streaming stores are performed, an increase in memory 85 transactions can occur if the cache line of the stored 86 value is loaded soon after the store. In addition, since

Table 2 - Data cache control instructions



Figure 1. Speedup vs. prefetch distance in an experimental program.

there are no streaming stores from the 32-bit register 2 set, general purpose stores cannot be made to be 3 streaming without performing potentially costly 4 moves of the data to the MMXTM register set. In 5 addition, to do a 32-bit store requires setting up an additional mask register for the maskmov instruction.

5 **Code** Transformations and Heuristics

7 To effectively use the ISA extensions during 8 optimization, several heuristics are used for 9 determining where and when to apply transformations 10 that use these instructions. The heuristics are tuned to 11 minimize the total number of transformations made to 12 the code by optimizing only those memory accesses 13 that have a high probability of causing a cache miss. 14 This might leave some opportunities unexplored but 15 the goal of this work is to demonstrate the feasibility 16 of such machine specific optimizations. This section 17 details some of the code transformations and 18 optimization heuristics that are used in this work. For 19 further details see [1].

5.1 Important issues in using cache control instructions

20 There are several kinds of code transformations that are useful for making the optimizations considered in this work more effective and less expensive. This usually requires transforming the code sequence to make it more amenable to the optimization.

21 22 23 24 25 26 27 28 29 Often randomly strided memory accesses occur inside loops for integer applications. In these cases, it is often not possible to calculate the target address of loads in future iterations. One technique that might help in this situation is to speculatively prefetch across 30 the back edge of a loop. In such cases, loop 31 rotation[15] may allow more distance to be placed 32 between the prefetch and its matching load. As shown

33 in Figure 2, this technique allows the target address 34 calculation for a load in the next iteration to be 35 speculatively performed in the current iteration. In 36 comparison to the original code sequence, this type of 37 speculation causes more instructions to be executed, as 38 it performs the address calculation for one more 39 iteration than the original code. Therefore, it is 40 important to ensure that the loop iteration count is 41 relatively large so that the additional calculation 42 becomes relatively insignificant.

43 Frequently, the address calculation for a candidate 44 load instruction is dependent on another load instruction. In this case, the control flow often limits 45 46 the distance that the two loads can be moved apart; 47 thereby limiting the distance between the prefetch and 48the load. However, using conditional move 49 instructions, the load can be moved above a branch 50 without breaking the semantics of the program, as the 51 execution of the load is still predicated on the branch 52 condition. Now the corresponding prefetch can move 53 above the branch, and the number of cycles between 54 the issue of the prefetch and the load can be increased, 55 improving the effectiveness of the optimization. This 56 57 type of speculative load transformation is shown in Figure 3.

58 59 The x86 architecture features string instructions that can load and store to memory using a single 60 instruction. Often these instructions are designated 61 with a rep prefix so that they are repeated without 62 fetching and decoding additional instructions. In this 63 way, a single instruction can operate on a large 64 amount of memory. These instructions are found in 65 many general programs and are amenable to special 66 optimizations. Since these instructions access a large 67 portion of contiguous memory, the 64-bit registers can 68 be used to operate on the majority of this data, 69 reducing the dynamic number of memory operations. 70 The single instruction is replaced with an optimized 71 loop that can utilize both prefetches and streaming 72 stores from the MMX register set. The string 73 instructions use a loop counter to specify how much

data is to be accessed. This counter can be properly 2 3 adjusted and the majority of the data can be accessed through 64-bit MMX registers, facilitating the use of 4 streaming stores of this data. For string instructions 5 with poor cache behavior, performance is greatly 6 improved by using prefetches to bring data needed for future iterations of the loop into the cache and by 7 8 using streaming stores to store data with poor temporal locality. Although these optimizations increase the 10 number of instructions that execute, they improve 11 execution performance.

5.2 Prefetch Heuristics

12 Much of the prior work related to data prefetching has 13 looked at optimizing array accesses in inner loops of 14 numerical applications. Unfortunately, these accesses 15 occur infrequently in general integer applications. To 16 determine if a load behaves in a strided fashion, our 17 simulation uses a form of value profiling[2][9] in the 18 simulation on the target addresses of the load 19 instructions. For every static load instruction in an 20 executable the simulation maintains a last address-21 22 23 24 25 26 27 28 29 30 accessed datum. The difference between the current memory location and the last memory location is a stride that gets recorded into a stride list for a particular load instruction. For a load that accounts for more than five percent of all the misses, we use the most commonly encountered strides to determine the prefetch optimization.

When a candidate has a single dominant stride (>70%) we found that placing it in the cache as early as possible gives the best results. Intel defines the 31 32 number of iterations to prefetch ahead as the *prefetch* distance and provides a formula for its calculation[7]. $\overline{3}\overline{3}$ A similar, but slightly simpler approach is taken in this 34 work. The length of a loop iteration in dynamic 35 instructions is used to determine the distance to 36 prefetch ahead. Since the loop may contain some 37 control flow, profiling information can be used to 38 determine the frequency of each control flow edge, 39 and the average length of a loop iteration is used. The 40 prefetch is inserted to attempt to prefetch 25 dynamic 41 instructions before the load. Thus the number of 42 iterations to prefetch ahead is equal to 25 divided by 43 the average length of a loop in instructions. The 44 distance of 25 dynamic instructions was chosen 45 experimentally, and corresponds to an IPC of 46 approximately 1.4 if the distance in cycles is desired to 47 be 18.

48 Often in integer programs, memory accesses fail to 49 follow any strided pattern. Only the current iteration 50 of a loop is prefetched in these cases. It is generally 51 difficult to prefetch effectively within one loop 52 iteration. However, several of the optimizations 53 described earlier in this section can be used to increase 54 the distance between the availability of the load 55 address and the execution of the load instruction. A 56 candidate falling into this category is not prefetched if 57 the prefetch cannot be placed at least three instructions 58 before the load, since as shown in Figure 1, inserting 59 prefetches immediately before corresponding loads 60 hurts performance.

5.3 Streaming Store Heuristics

61 Using the streaming store instructions in general 62 programs is slightly more complicated than using the 63 prefetching instructions. There is the additional cost 64 described in of moving data to the MMX register set 65 before performing the store that must be accounted for 66 in the cost analysis.

67 Candidates for streaming store optimization are 68 chosen via the same cache simulation used for the 69 prefetch analysis. We found that the best candidates 70 for optimization are those stores that miss in the cache 71 more than 90% of the time. Due to the cost of this 72 optimization, it is detrimental to use a streaming store 73 on a location that is already resident in the cache. 74 Cache hits due to cache lines brought in by previous 75 executions of the same instruction are not considered 76 hits in this determination. This helps to eliminate the 77 cache hits that would not occur if it a non-allocating 78 write had been executed. Of these candidates, only 79 the store instructions with data that are written back to 80 L2 before being read in more than 90% of its dynamic 81 occurrences are considered. Analysis is done to 82 determine if bringing a cache line in for each store 83 miss pollutes the cache and causes additional misses. 84 The number of additional misses caused by an 85 instruction is multiplied by the latency of a L1 cache 86 miss. This value is compared to the number of times 87 the instruction executed times 6 to account for the 88 overhead of inserting the code transformation. If the 89 effect of the additional cache misses is larger than the 90 assumed transformation cost, the benefit of using the 91 streaming store instruction likely outweighs the large 92 cost in the general case.

93 The cost of using the streaming store optimization in 94 general programs makes it unlikely to be of much 95 benefit. However, several special cases do occur in 96 general programs that make effective use of the 97 streaming store optimization. For example, if two 98 instructions store to consecutive memory locations and 99 these operations are both cache polluting then the two 100 stores can be combined into a single larger store using 101 the 8-byte registers. This has the advantage of possibly 102 reducing bus traffic and reducing the number of 103 instructions executed.

104 Another example of stores that can often be 105 effectively transformed is the string instructions. As 106 described earlier in this section, using the streaming 107 stores for this case is inexpensive since the code 108 transformation has already placed the data in an MMX 109 register. If the string instruction is likely to cause a 110 large number of cache misses and poor temporal 111 locality is identified, then expanding the instruction 112 into a small loop using both prefetching and streaming 113 stores tends to improve the performance.

LOOP:	MOV ADD XOR	EDX, EDX, ECX,	DWORD PTR [ECX] ESI EDX		MOV ADD XOR	EDX EDX EAX	DWORD PTH ESI EDX	R [ECX]		
	ADD	EDI,	DWORD PTR [ECX]	LOOP:	MOV	ECX	, EAX			
		,	•		MOV	EDX	, DWORD PI	R [ECX]		
					ADD	EDI	, EDX			
					ADD	EDX	, ESI			
	CMP	DWORD	PTR [ECX], EBX		XOR	EAX	, EDX			
	JNE	LOOP			PREFETCHT) BYT	BYTE PTR [EAX]			
						•				
					CMP	DWO	RD PTR[ECX	[], EBX		
					JNE	LOO	P			
	Figure 2. Using loop rotation to facilitate prefetching across a back edge									
				М	OV	EBX,	0			
				С	MP	EAX,	0			
				С	MOVNE	EBX, I	DWORD PTR	[EAX]		
	CMP	EAX,	0	P	REFETCHT0	BYTE I	PTR [EBX]			
	JE	NULL								
				J	E	NULL				
	MOV	EBX,	DWORK PTR [EAX]			•				
						•				
			•	М	VO	EDX, I	DWORD PTR	[EBX]		
	MOV	EDX,	DWORD PTR [EBX]							

Figure 3. Using speculative load to increase distance between prefetch and load

6 Experimental Evaluation

1 By improving the cache behavior of application 2 programs, significant overall performance increases 3 can be achieved. To demonstrate that machine 4 specific optimizations on the Pentium III can yield this 5 improvement, seven test cases are run on six different 6 applications. Each is probed and simulated to 7 determine locations for optimization, and then 8 optimized using a binary rewriting tool.

6.1 Benchmarks

9 The benchmarks in the study are chosen to represent a 10 wide range of applications. Compress and tomcatv are 11 taken from the SPEC95 integer and floating-point 12 benchmark suites respectively. For these benchmarks, 13 the SPEC reference inputs are used for performance 14 measurements. Ghostscript is taken from the Aladdin 15 Ghostscript 5.5 public release from the University of 16 Wisconsin. Ghostscript is a postscript interpreter, and 17 as the test case, a postscript file containing a large 18 document is rastered and displayed. Microsoft FoxPro 19 is a database application, and a scenario performing 20numerous transactions on a database is used as its test $\bar{2}\check{1}$ case. Microsoft Word and Microsoft Excel are large $\frac{1}{22}$ $\frac{1}{23}$ desktop applications, taken from the Microsoft Office 2000 suite. As a test case for word, a large word 24 document is run through the find-and-replace 25 operation. For excel, two different test cases are used. 26 The first test case stresses the recalculation engine of 27 excel by making numerous changes to a large 28 spreadsheet. The second test case stresses the column29 editing operation over the same spreadsheet.

6.2 Performance

As shown in Figure 4, significant gain can be achieved
on a wide range of applications. An average speedup
of 6.8% with speedups as high as 27% is measured
using the prefetch and bypass optimizations. Ignoring
the high and low outlier results, an average of 4.3%
speedup is obtained.
While the speedups for each benchmark vary

While the speedups for each benchmark vary 37 considerably, only compress shows insignificant 38 performance improvement. The performance statistics 39 in Figure 4 is broken into three components: the 40 combined effect, the prefetching optimization alone 41 and the effect of the streaming store optimization 42 alone^{*}. Where the streaming store optimization is 43 applied alone, a small decrease in performance is 44 observed in all cases except ghostscript. There are a 45 number of reasons for this decrease in performance. 46 For compress, the insertion of several consecutive 47 streaming store instructions has a serializing effect on 48 instruction issue, since each of these instructions 49 require the single complex instruction decoder 50 available on the Pentium III. For the other 51 applications, the weight of the enabling instructions 52 for the streaming store optimization proves costly. 53 The prefetching optimization alone has a positive

^{*} *foxpro* and *tomcatv*, however, did not have streaming store optimization candidates.

1 effect on all applications. For *word* we have the 2 situation where the combined optimizations yield a 3 superior result to prefetching alone, even though the 4 streaming store optimization alone has a negative 5 effect. In the combined optimization, the use of 6 prefetches, by placing greater pressure on the L1 7 cache, has made the use of streaming stores more 8 effective.

9 Word is a clear outlier with the most improved 10 performance. The majority of this improvement 11 comes from the string optimization described in 12 Section 5. Since a large number of changes are made 13 to the word document in the test case, a routine for 14 With the moving memory is called frequently. 15 improved performance of this routine, the 16 performance of word improves dramatically.

17 Another way of evaluating the effectiveness of the 18 optimizations is the utilization of the data cache as 19 seen from Figure 5. This chart shows the weighted 20 number of cycles that the processor might have to wait 21 22 23 24 25 26 27 28 29 on the data cache to service an outstanding miss due to a load. This is calculated in the following way: during each cycle a count of the number of outstanding load misses is added to a running sum which is then normalized by the total number of cycles to execute the original program. For tomcatv, compress, foxpro and the excel insertion scenario, this number is originally very close to one. Thus, on average there is one outstanding cache miss throughout the run of the 30 test. This is further evidence that the out-of-order 31 execution of the Pentium III is quite successful in

tolerating load misses, since for this average to be 33 close to one, often the processor must have several 34 outstanding loads at a time. However, when 35 optimized, there is a dramatic difference in this 36 average. This difference is caused by the data 37 prefetches that are started earlier than the load. These 38 measurements are made using the performance 39 monitoring counters of the Pentium III. Unfortunately 40 this metric does not count any cycles for a load whose 41 address is prefetched, even if the prefetching is not 42 done in time. Thus the decrease in relative weighted number of cycles is the load latency that prefetching 43 44 attempts to tolerate, not the latency that is actually 45 tolerated.

6.3 Memory Bandwidth

46 An undesirable side effect of data prefetching is the 47 increase in bus traffic as shown in Figure 6. This can 48 happen if the prefetch displaces data from the cache 49 that is used before the prefetched data, or if 50 speculative prefetches are made for memory locations 51 that are not in fact loaded. One notable result is the 52 relatively dramatic increase in the memory bus 53 transactions in the ghostscript benchmark. As the 54 number of bus transactions almost double, this likely 55 hampers some of the gain from using the cache 56 optimization. It should also be noted however that 57 while there is a large percentage increase in this bus 58 traffic, the total number of memory bus transactions in 59 ghostscript is actually rather small.



Figure 4. Breakdown of performance improvement



Figure 5. Weighted numbers of cycles with an outstanding cache miss



Figure 6. Bus transactions normalized by the original number of memory references

1 Since a streaming store is not write-allocating, it 2 3 prevents the need for an initial read to bring the line into the cache hierarchy. This can serve to decrease 4 the number of memory bus requests, canceling out 5 some of the effect of increased pressure caused by 6 7 data prefetching. In addition, the reduction in cache pollution and corresponding reduction in cache misses 8 can reduce the traffic to memory as well. This 9 positive effect is shown most prominently in Word. In 10 addition, optimizations such as the string 11 optimizations detailed in Section 4, use a 64-bit 12 register where 32-bit registers were used previously. 13 Since the memory bus of the Pentium III is 64 bits 14 wide, this can also serve to reduce the pressure on the 15 memory bus.

7 Conclusions

16 This paper provides some experimental support for 17 specialized compilation within the x86 processor 18 family. To do so, this paper studies the effectiveness

19 of the Pentium III prefetch and streaming store data 20 21 cache-controlling instructions. These instructions are highly effective in optimizing the cache 22 behavior under ideal circumstances. To show that $\overline{2}\overline{3}$ the instructions can be useful to general programs, 23 24 25 26 several applications are studied including non-loop intensive, integer desktop applications. Memory traces are collected with the aid of program 27 28 29 30 articulation at the binary level and are concurrently processed by a cache simulator. With information from the cache simulation, heuristic optimization techniques are applied to identify and optimize, 31 32 33 34 again at the binary level, a small number of instructions with poor cache behavior. The performance results show that the Pentium III cache-controlling instructions can be effectively 35 36 utilized to achieve performance improvements in the range of 3-27%, with an average of 6.8%. With 37 this and other specialized compilation techniques, 38 the performance of applications within the x86

family can be greatly improved over generically 2 3 compiled code.

This paper also demonstrates that, for general 4 programs, it is relatively easy to utilize the Pentium III 5 prefetch instructions but that there can be significant 6 overhead associated with the use of the streaming 7 store instructions. To enable streaming store 8 optimization on a wide range of programs it is highly 0 recommended that the hardware implement a version 10 of the streaming store instruction using a general-

11 purpose register.

Acknowledgements

12 The authors would like to thank all the members of the 13 Programmer Productivity Research Center at 14 Microsoft Research and the IMPACT compiler team 15 at the University of Illinois for their support, 16 comments, and suggestions. We would also like to 17 thank the anonymous referees for their constructive 18 comments.

References

- [1] Barnes, Ronald, Ronnie Chaiken, and David Gillies. "Feedback-Directed Data Cache Optimizations for the x86", Technical Report, Microsoft Research, Sept. 1999.
- Calder, Brad and Peter Feller, and Alan Eustace. [2] "Value Profiling and Optimization", Journal of Instruction Level Parallelism, March 1999.
- [3] Chen, William Y., Scott A. Mahlke, Pohua P. Chang, and Wen-mei W. Hwu. "Data Access Microarchitectures For Superscalar Processors with Compiler-Assisted Data Prefetching", Proceedings of 24^{th} Symposium the International on Microarchitecture, Nov. 1991.
- Dean, J., J. E. Hicks, C. A. Waldspurger, W. E. Weihl, [4] and G. Chrysos, "Profileme: Hardware support for instruction level profile-driven compilation using the profile buffer," in Proceedings of the 29th International Symposium on Microarchitechure, Dec. 1996.
- [5] Eustace, Alan and Amitabh Srivastava. "ATOM: A Flexible Interface for Building High Performance Program Analysis Tools", USENIX Winter Conference, 1995. Also available as WRL Technical Report TN-44.
- Intel Architecture Software Developer's Manual, [6] Volume 2: Instruction Set Reference. Intel Corporation, 1999.
- [7] Intel Architecture Software Optimization Reference Manual. Intel Corporation, 1999.
- Johnson, Teresa L., Matthew C. Merten, and Wen-mei [8] W. Hwu. "Run-time Spatial Locality Detection and Optimization", Proceedings of the 30th International Symposium on Microarchitechure, Dec. 1997.
- [9] Kalamatianos, John, Ronnie Chaiken, and David Kaeli. "Parameter Value Locality of Windows NTbased applications," Workshop on PC-Performance and Analysis held in conjunction with Micro-31, November 1998.
- [10] Larus, James R. and Eric Schnarr. "EEL: Machine-Independent Executable Editing", Proceedings of the Conference on Programming Language Design and Implementation, June 1995.
- 60 [11] Luk, Chi-Keung and Todd C. Mowry. 66666666677777777777888888888888999999 "Cooperative Prefetching: Compiler and Hardware Support for Effective Instruction Prefetching in Modern Processors", Proceedings of the 31st International Symposium on Microarchitechure, Nov 1998
 - [12] McFarling, Scott. "Program Optimization for Instruction Caches," Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems, April 1989.
 - [13] Merten, Mathew C. "A Framework for Profile-Driven Optimization in the IMPACT Binary Reoptimization System", Masters Thesis University of Illinois, 1999.
 - [14] Merten, Matthen C., Andrew R. Trick, Christopher N. George, John C. Gyllenhaal, and Wen-mei W. Hwu. "A Hardware-Driven Profiling Scheme for Identifying Program Hot Spots to Support Runtime Optimization", Proceedings of the 26th International Symposium on Computer Architecture, May, 1999.
 - [15] Muchnick, Steven S. Advanced Compiler Design & Implementation, Morgan Kaufmann Publishers, Inc., San Francisco, CA 1997.
 - [16] Mowry, Todd C. and Chi-Keung Luk. "Predicting Data Cache Misses in Non-Numeric Applications Through Correlation Profiling", Proceedings of the 30th International Symposium on Microarchitechure, Dec. 1997.
 - [17] Mowry, Todd C., Monica S. Lam, and Anoop Gupta. "Design and Evaluation of a Compiler Algorithm for Prefetching", Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1992.
- 95 96 97 98 99 [18] Reinman, Glenn and Brad Calder. "Predictive Techniques for Aggressive Load Speculation", Proceedings of the 31st International Symposium on Microarchitechure, Nov. 1998.
- 100 [19] Srinivasan, Srikanth T., and Alvin R. Lebeck. 101 "Load Latency Tolerance In Dynamically 102Scheduled Processors", Proceedings of the 31st 103 International Symposium on Microarchitechure, Nov. 1998.
- 104 105 106 107 Srivastava, Amitabh, et. al. "Vulcan", Technical [20] Report, Microsoft Research TR-99-76, Sept. 1999.
- [21] Torrellas, J. and C. Xia, and R. Daigle. "Optimizing 108Instruction Cache Performance for Operating ĨŇŎ System Intensive Workloads", IEEE Transactions 110 on Computers, IEEE, Inc., Vol. 47, Number 12, 111 December 1998.