Characterizing the Impact of Predicated Execution on Branch Prediction

Scott A. Mahlke Richard E. Hank Roger A. Bringmann John C. Gyllenhaal David M. Gallagher Wen-mei W. Hwu

Center for Reliable and High-Performance Computing University of Illinois Urbana-Champaign, IL 61801

Abstract

Branch instructions are recognized as a major impediment to exploiting instruction level parallelism. Even with sophisticated branch prediction techniques, many frequently executed branches remain difficult to predict. An architecture supporting predicated execution may allow the compiler to remove many of these hard-to-predict branches, reducing the number of branch mispredictions and thereby improving performance. We present an in-depth analysis of the characteristics of those branches which are frequently mispredicted and examine the effectiveness of an advanced compiler to eliminate these branches. Over the benchmarks studied, an average of 27% of the dynamic branches and 56% of the dynamic branch mispredictions are eliminated with predicated execution support.

1 Introduction

Branch instructions are recognized as a major impediment to exploiting instruction level parallelism (ILP). They force the compiler and hardware to make frequent predictions of branch directions in an attempt to find sufficient parallelism. Misprediction of these branches can result in severe performance degradation through the introduction of wasted cycles into the instruction stream. This problem is especially serious for superscalar and VLIW processors, where each wasted cycle potentially costs multiple instructions. Branch prediction strategies reduce this problem by allowing the compiler and hardware to continue processing instructions along the predicted control path, thus eliminating these wasted cycles.

There are two basic classes of branch prediction strategies: static branch prediction and dynamic branch prediction. Static branch prediction utilizes information available at compile-time to make predictions. Example static prediction schemes are prediction using branch direction (backward

taken, forward not taken) [1], heuristics based on the program structure [2], and profile information [3] [4]. For compilers employing scheduling techniques such as trace scheduling [5] or superblock scheduling [6], static branch prediction is used to identify likely sequences of basic blocks which can be scheduled as single units. Dynamic branch prediction utilizes runtime behavior to make predictions. Example dynamic branch prediction schemes are the branch target buffer (BTB) with a 2-bit saturating counter [7] and two-level adaptive training [8]. For processors employing hardware scheduling, dynamic branch prediction is used to identify a continuous window of instructions. Regardless of the prediction strategy employed, the software or hardware scheduler is presented with a larger block of instructions, enabling it to expose greater amount of ILP.

While correct branch prediction can increase ILP, incorrect prediction often results in large performance penalties. Recent studies have shown that imperfect branch prediction can reduce performance by a factor of two to more than ten [9] [10] [11]. These performance penalties are attributed to several conditions. First, a large number of instructions, termed speculative instructions, are often executed from the predicted direction of each branch. When the branch is mispredicted, all speculative instructions must be discarded since they were improperly executed. Thus, the processor wastes a large number of instruction slots when a branch is mispredicted. Note that the amount of speculation grows as the issue width of the processor increases; therefore the negative impact of branch prediction misses also increases as the issue width of the processor increases.

The second source of performance loss due to mispredicted branches is the time necessary to undo the effects of the improperly initiated speculative instructions. This involves allowing pipelines to drain, and invalidating the appropriate instructions from processor buffers so they do not update the processor state. Third, after a mispredicted branch is discovered, execution must resume on the correct path. This involves computing the proper target address and initiating instruction fetch along this path. At a minimum, several empty pipeline cycles are required for this procedure.

Finally, the presence of a large number of branches in the instruction stream places a limit on the potential ILP. A superscalar processor may have to execute multiple branches per cycle to sustain execution of multiple instructions per cycle. Under the assumption that an instruction stream con-

tains 25% branches, an 8-issue superscalar processor must have the capability to execute at least 2 branches per cycle. Handling multiple branches per cycle requires additional pipeline complexity, as well as designing multi-ported structures such as the BTB. In high issue rate processors, it is much easier to duplicate arithmetic function units than to predict and execute multiple branches per cycle. Therefore, a technique that eliminates branches from the instruction stream can significantly reduce the cost for achieving high issue rates for branch intensive programs.

Predicated execution support provides an effective means to eliminate branches from an instruction stream. Predicated execution refers to the conditional execution of an instruction based on the value of a boolean source operand, referred to as the predicate of the instruction [12] [13]. This architectural support allows the compiler to use an *if-conversion* algorithm to convert conditional branches into predicate defining instructions, and instructions along alternative paths of each branch into predicated instructions [14] [15] [16]. Predicated instructions are fetched regardless of their predicate value. Instructions whose predicate value is true are executed normally. Conversely, instructions whose predicate is false are nullified, and thus are prevented from modifying the processor state. Predicated execution allows the compiler to trade instruction fetch efficiency for the capability to expose ILP to the hardware along multiple execution paths.

Predicated execution offers the opportunity to improve branch handling in superscalar processors. Eliminating frequently mispredicted branches may lead to a substantial reduction in branch prediction misses. As a result, the performance penalties associated with the eliminated branches are removed. Eliminating branches also reduces the need to handle multiple branches per cycle for wide issue processors. As a side effect of reducing the number of branches in the instruction stream, the amount of speculation required to sustain full processor utilization is reduced. Therefore, in the case of a mispredicted branch, fewer speculative instructions must be discarded. Finally, predicated execution provides an efficient interface for the compiler to expose multiple execution paths to the hardware. Without compiler support, the cost of maintaining multiple execution paths in hardware grows rapidly.

In this paper, we investigate the impact of predicated execution on branch behavior. The objectives of the paper are two-fold. First, the characteristics of branches for a set of benchmarks are analyzed. Branches are characterized based on several features, including type, location, frequency, and bias. Branches which contribute large numbers of mispredictions are isolated and targeted for elimination with predicated execution support. The second objective is to analyze the effects that predicated execution has on branches and branch prediction characteristics. The ability of the compiler to eliminate the problematic branches with predicated execution is assessed. The analysis presented in this paper is based on a superscalar microarchitectural model that efficiently supports predicated execution. This model is an extension of the HP PA-RISC architecture. Hyperblock optimization and scheduling techniques are utilized by the compiler to exploit the predicated execution support [16].

```
for ( i = 0; i < 100; i++ ) if (A[i] \leq 50 ) j = j+1;
              r1,0
                                                           r1,0
       mov
                                                  mov
               r2,0
r3,addr(A)
                                                           r2.0
                                                           r3,addr(A)
       ld
                                                  ld
               r4,mem(r3+r2)
r4,50,L2
                                                           r4, mem(r3+r2)
gt p1<sub>U</sub>, p2\overline{U}, r4,50
L1:
                                           L1:
                                                  pred_gt
       bgt
               r5, r5, 1
                                                  add
                                                          r5,r5,1 (p2)
      add
       jump L3
                                                  add
                                                           r6,r6,1 (p1)
              r6,r6,1
                                                           r1, r1, 1
               r1, r1, 1 \\ r2, r2, 4
      add
                                                  add
      blt
               r1,100,L1
                                                           (c)
```

Figure 1: Example of if-conversion, (a) source code segment, (b) assembly code segment, (c) assembly code segment after if-conversion.

2 Predicated Execution

In this section, the underlying predicated execution model as well as the architecture and compiler support for predicated execution are summarized. This is necessary to provide a basic understanding of the underlying framework for predicated execution used in this paper.

2.1 Overview of Predicated Execution

Predicated execution refers to the conditional execution of instructions based on the boolean value of a source operand, referred to as the *predicate*. If the value of the predicate is true (a logic 1), the instruction is allowed to execute normally, otherwise the instruction is nullified, preventing it from modifying the processor state. Figure 1 contains a simple example to illustrate the concept of predicated execution. For each iteration of the loop in Figure 1(a), either the value of j or k is conditionally incremented. The basic compiler transformation to exploit predicated execution is known as ifconversion [15]. If-conversion replaces conditional branches in the code with comparison instructions which define one or more predicates. Instructions control dependent on the branch are then converted to predicated instructions, utilizing the appropriate predicate value. In this manner, control dependences are converted to data dependences.

Figures 1(b) and 1(c) show the assembly code for the loop example before and after if-conversion. Note that the variables \mathbf{j} and \mathbf{k} have been placed in registers $\mathbf{r5}$ and $\mathbf{r6}$. The conditional branch, bgt, in Figure 1(b) is replaced by a predicate define instruction, **pred_gt**, in Figure 1(c). The actual semantics of the pred_gt instruction will be discussed in the next subsection. It is sufficient for this example to say that the predicate p1 is assigned the value 1 if $\mathbf{r4} > 50$ and 0 otherwise, and the predicate **p2** is assigned the complement of p1. The instructions incrementing the values of r5 and r6 are converted to predicated instructions, associated with predicates **p1** and **p2**, respectively. For each loop iteration, either r5 and r6 will be incremented by the predicated add instructions, contingent on the results of the predicate define instruction. Note also that the jump instruction becomes unnecessary after if-conversion.

2.2 Architectural Support

The architectural extensions assumed to support predicated execution are based on the Cydra 5 architecture [13] and the HPL Playdoh Architecture [17]. They consist of four major components: an Nx1-bit predicate register file to store the predicate values, an additional source operand for each instruction to specify a predicate for instruction execution, a modified decode/issue stage to nullify instructions whose predicate is false, and a set of predicate defining instructions.

The set of predicate defining instructions consist of a complete set of integer, unsigned, float, and double comparison opcodes of the form shown below.

```
\operatorname{pred}_{-}\langle cmp \rangle \operatorname{Pout}_{1\langle type \rangle}, \operatorname{Pout}_{2\langle type \rangle}, \operatorname{src}_{1}, \operatorname{src}_{2}(\operatorname{P}_{in})
```

This instruction assigns values to **Pout1** and **Pout2** according to a comparison of $\mathbf{src1}$ and $\mathbf{src2}$ specified by < cmp> and the predicate < type> specified for each destination predicate. The comparison < cmp> is: equal (eq), not equal (ne), greater than (gt), etc. The boolean value written to a predicate register is a function of the result of the comparison, the input predicate of the definition instruction (\mathbf{P}_{in}), and the < type> field. The predicate < type> specifies one of eight possible functions: unconditional, conditional, OR, AND, or each of their complements. For a typical predicate definition instruction, the two destination predicates are a given predicate type and its complement to reflect the "then" and "else" paths of an if statement. The reader is referred to [17] for more details regarding the predicate definition semantics.

2.3 Compiler Support

The compilation techniques utilized in this paper to exploit predicated execution are based on a abstract structure called a hyperblock [16]. A hyperblock is a collection of basic blocks in which control may only enter at the first basic block, designated as the entry block. Control flow may leave from one or more of the basic blocks in the hyperblock. All control flow between basic blocks in a hyperblock is eliminated via if-conversion. The goal of hyperblocks is to intelligently group basic blocks from many different control flow paths into a single manageable block for compiler optimization and scheduling. Basic blocks are systematically included based on two high level goals. First, performance is maximized when the hyperblock captures a large fraction of the predicted control flow paths.1 Thus, any likely blocks to which control may flow should be added to the hyperblock. Second, resources (fetch bandwidth and function units) are limited; therefore including too many blocks will likely result in an overall performance loss. It may be better to leave an infrequently executed block out of the hyperblock rather than insert more predicated instructions which may saturate the processors resources. Exclusion of a block from the hyperblock will require a branch instruction to be left in the hyperblock; however, if the branch is infrequently taken, it should be a highly-predictable branch. Hyperblock formation focuses on eliminating unbiased branches, while leaving highly biased branches alone since little performance gain is

```
linect = wordct = charct = token = 0;

for (;;) {
    if (--(fp)->cnt < 0)    c = filbuf(fp);
    else    c = *(fp)->ptr++;
    if (c == EOF)    break;
    charct++;
    if (' ' < c) && (c < 0177))
    if (! token) {
        wordct++;
        token++;
    }
    continue;
    if (c == '\n')    linect++;
    else if ((c != ' ') && (c != '\t'))    continue;
    token = 0;
}
```

Figure 2: Source code for the inner loop of wc.

achieved by eliminating them. Though, careful attention is paid to the size and dependence height of each block selected for inclusion in the hyperblock. Therefore, a 50-50 branch may be left in the program if one of the target blocks requires significantly more resources than the other. An example using hyperblock compilation techniques is presented in the next section.

3 A Case Study

In order to provide a deeper understanding of the branch characteristics of non-numeric applications and how these branches are effected by predicated execution, a detailed analysis of one of the benchmark programs is presented in this section. The benchmark chosen is word count (wc). This benchmark was chosen for two reasons. First, it contains a loop which accounts for a large fraction of its execution time, yet is small enough to be presented in the context of a paper. Second, the loop has a non-trivial control structure which presents a challenge to branch handling strategies.

The preprocessed C source code for the loop segment is presented in Figure 2. The purpose of this program is to count the number of characters, words, and lines in an input file. A character buffer is processed in the loop and re-filled as necessary until the end-of-file marker is encountered. The corresponding assembly code and control flow graph for the loop segment are presented in Figure 3. The control flow graph is augmented with the execution frequencies of each control transfer for the measured run of the program. This loop is characterized by small basic blocks and a large percentage of branches. Overall, the loop segment contains 13 basic blocks with a total of 34 instructions. Of the 34 instructions, 14 are branches, 8 conditional, 5 unconditional, and 1 subroutine call.

Elimination of Branches with Hyperblock Formation. Branches are eliminated and replaced with predicated instructions using hyperblock formation. Hyperblock formation consists of several steps. First, all loop-back branches of innermost loops are coalesced into a single backedge. This procedure is illustrated for the example loop in Figure 4a. A new block, N, is created with a single jump instruction to the loop header, A. All loop-back branches are then adjusted to target the new block. Therefore, in Figure 4a, the branches in blocks H, K, L, and M are retargeted from A to N. The purpose of this step is to convert as many loop-back branches to non-loop (i.e. intra-loop) branches as possible. Because

¹Predicted control paths are identified using static branch prediction (profile information in this implementation).




Figure 3: Inner loop segment of wc, (a) assembly code, (b) control flow graph.

if-conversion can only remove non-loop branches, this procedure provides more opportunity for eliminating branches with multiple back branches. A similar procedure can be applied for each set of loop-exit branches to the same target. In this loop example, there is only one loop exit, so there is no opportunity for coalescing exit blocks.

The second step of hyperblock formation is choosing the set of blocks to be included in the hyperblock. In this example, all blocks are selected for inclusion with the exception of block C. The priority for C is very low due to its low execution frequency and the hazardous instruction (subroutine call to filbuf) which it contains. The blocks selected for inclusion for the example loop are outlined by the dashed line in Figure 4a. In order to perform if-conversion on the selected blocks, control flow from non-selected blocks to selected blocks must be eliminated. Such paths of control are referred to as side-entry points into the hyperblock. The third step, tail duplication, eliminates side-entry points by duplicating a portion of the selected blocks and re-adjusting the appropriate control flow arcs. In the example loop, a side entry point exists from C to D. This is eliminated by duplicating blocks D through N (pictured as block D'-N') and re-adjusting the C-D control flow arc to C-D'. The control flow graph for the loop after tail duplication is shown in Figure 4a.

The final step of hyperblock formation is to perform ifconversion on the blocks selected for the hyperblock. In our current implementation, a variant of the RK if-conversion algorithm is utilized [15]. The if-conversion algorithm first calculates the localized control dependence information among the selected basic blocks. One predicate register is then assigned to all basic blocks with the same set of control depen-




Figure 4: Inner loop segment for wc, (a) control flow graph after loop-back branch coalescing, block selection, and tail duplication (b) assembly code after if-conversion.

dences. Predicate register defining instructions are inserted into all basic blocks which are the source of the control dependences associated with a particular predicate. Next, all instructions in each selected block are predicated based on the predicate assigned to their block. Finally, all conditional and unconditional branches from selected blocks to other selected blocks are removed.

The resultant assembly code for the loop body of the example is presented in Figure 4b. The loop contains eight unique control dependences; thus eight predicate registers are required. Of the 12 original branches in the blocks selected for inclusion, all but three are removed. The remaining branches in the hyperblock are two infrequent exit branches and the unconditional loop-back branch at the bottom of the hyperblock.

Comparison of Branch Characteristics. The branch characteristics for wc before and after hyperblock formation are analyzed in the remainder of this section. Tables 1-5 present a detailed breakdown of the branch behavior for wc. Each table consists of two parts: the behavior for the base architecture (Base), and the base architecture with predicated execution support (Pred). The base architecture is an 8-issue superscalar processor with uniform function units. The instruction latencies assumed are those of the HP PA-RISC 7100. More details regarding the architecture model and the simulation model are presented in Section 4.1.

An overall breakdown of the dynamic branches is presented in Table 1. Branches are broken down into three categories: type (conditional, unconditional, subroutine call/return, or indirect), class (loop or non-loop), and location (inner-loop, outer-loop, or straight-line). For the class

	Туре		C	Condition	al			Ur	conditio:	nal		Jsr/Rts	Ind	Total
-	Class	Lo	op		Non-loop			Loop Non-loop						
	Location	Inner	Outer	Inner	Outer	StrLn	Inner	Outer	Inner	Outer	StrLn			
	Base	184K	1	339K	3	4	43726	1	5355	0	0	29	0	572K
	Pred	105K	1	105K	3	4	105K	0	23	0	0	29	0	315K

Table 1: Dynamic branch breakdown for wc.

	0	1-10	11-20	21-30	31-40	41-50	51-60	61-70	71-80	81-90	91-100
Base	287K	24898	27606	105K	3	2	0	3	77590	0	3
Pred	$210 \mathrm{K}$	14	5	0	16	8	0	3	8	0	3

Table 2: Taken frequency distribution for wc.

category, loop branches refer to loop-back branches as well as loop-exit branches. All other branches are grouped in non-loop class. For the location category, inner-loop specifies branches contained within innermost loops. Outer-loop specific branches contained within a loop which is not an innermost loop. All other branches do not reside explicitly within any loop body within their respective function and are thus placed in the straight-line category. From Table 1, with predicated execution support, the total number of dynamic branches was reduced from 572K to 315K, approximately a 45% reduction. This is mainly attributable to the reduction in branches shown in column [conditional, non-loop, inner]. The branches in this category removed are from blocks E, F, G, and J (Figure 3). The dynamic number of branches is also reduced in column [conditional, loop, inner]. Although if-conversion does not directly remove loop branches, the loop-back and exit coalescing performed during hyperblock formation allows this number to be reduced with predicated execution support.

One interesting note from Table 1, column [unconditional, loop, inner], is that the number of branches is increased with predicated execution support. This is a result of loop-back branch coalescing. In the transformed code, there is a single unconditional back branch which is executed on every iteration of the loop. Since unconditional loop-back branches were only executed on a subset of iterations in the original code, an increase in the number is observed as shown in column [unconditional, loop, inner].

To further break down the conditional branches, the taken frequency distribution is presented in Table 2. The data shown are the dynamic counts of all conditional branches whose taken percentages lie within the range at the top of each column. For example, for the base architecture, 8% (27,606) of the branches are taken 11-20% of the time. From Table 2, a drastic change is observed from the base to the predicate architecture. With predicated execution support, the taken frequency of nearly all conditional branches is reduced to 0%. This behavior is a direct result of the hyperblock formation procedure. All conditional branches in the loop are eliminated with the exception of the two branches to blocks C and EXIT (Figure 3). These remaining branches are heavily biased to the fall-through path, taken only 1 and 14 times, respectively.

The taken frequency distribution chart is a direct measure of the effectiveness of the compiler at eliminating unbiased branches with predicated execution support. The desired trend is for the compiler to eliminate all unbiased branches, while leaving highly biased branches in the code. If only highly biased conditional branches remain with predicated execution support, very few mispredictions for conditional branches will occur.

Table 3 presents the branch misprediction breakdown for wc. Data for three dynamic prediction models is reported: BTB with a 2-bit saturating counter (Ctr), BTB with profile-based direction prediction (Pro), and a branch target cache (Btc). For each scheme, a 1024-entry buffer is utilized. In our model, the branch target cache is similar to a BTB, except that the buffer is addressed by the cache block number instead of the instruction address, and simply stores the address to which control flowed the last time this cache block was executed. Thus, there is only one branch prediction for all branches within a single cache block. The cache block size simulated is 64 bytes (16 instructions).

From Table 3, the most important data is the huge drop in branch prediction misses from the base to the predicate architecture. The number of misses drops by factor of almost 1000 for all models. The reason for this huge drop the compiler successfully removes the branches causing the majority of the misses. Considering the Ctr and Pro models, the two problematic categories of branches are shown in columns [conditional, loop, inner] and [conditional, non-loop, inner]. As shown in column [conditional, non-loop, inner] the hyperblock formation procedure removes all branches of this category, with the exception of 2. The remaining 2 are highly biased as fall-through, and are only mispredicted a total of 33 times. The branches in column [conditional, loop, inner] have been coalesced into a single unconditional branch which is mispredicted only when it is not in the BTB.

An interesting pattern is observed in the Btc model. In the base architecture, it predicts [conditional, loop, inner] branches more effectively than either Ctr or Pro. All models have approximately the same performance for [conditional, non-loop, inner] branches. The poorer performance of the Btc model is the result of the large number of mispredictions for [unconditional, loop, inner] branches. This behavior occurs because there are two unconditional branches which share the same cache block. Therefore, they are constantly changing the predicted target block and causing the other to miss. However, the unconditional branches causing this problem are eliminated by the compiler with predicated execution support. The performance level of all three branch prediction models is approximately equal with predicated execution support for wc.

Table 4 presents the static misprediction coverage of all branches. The branch prediction scheme is a BTB with 2-bit saturating counter and the percentages shown are the sum of the conditional and unconditional branch values. Misprediction coverage is defined as the percentage of static branches which account for a given percentage of dynamic mispredictions. For example, in the base architecture, 8% of the

Туре		C	Condition	al			Ur	conditio:	nal		$_{ m Jsr/Rts}$	Ind	Total	MPR
Class	Lo	Loop Non-loop Inner Outer Inner Outer StrLn					ор		Non-loop					
Location	Inner	Outer	Inner	Outer	StrLn	Inner	Outer	Inner	Outer	StrLn				
Base Ctr	19521	0	32604	0	2	2	1	5	0	0	9	0	52144	0.09
Pro	16173	0	32987	0	2	2	1	5	0	0	9	0	49179	0.09
$_{ m Btc}$	14047	0	33000	0	2	43726	1	4082	0	0	9	0	94867	0.17
Pred Ctr	3	1	33	0	2	2	0	6	0	0	9	0	56	0.00
Pro	3	1	31	0	2	2	0	6	0	0	9	0	54	0.00
Btc	3	1	47	0	2	26	0	23	0	0	9	0	111	0.00

Table 3: Branch misprediction breakdown for wc.

	10	20	30	40	50	60	70	80	90	100
Base	0.06	0.06	0.06	0.06	0.06	0.06	0.06	0.08	0.08	0.56
Pred	0.07	0.07	0.07	0.14	0.14	0.20	0.29	0.34	0.45	0.52

Table 4: Branch misprediction coverage for wc using a BTB with 2-bit counter.

static branches account for 90% of the dynamic mispredictions. Note that 100% of all mispredictions occur in 56% of the static branches; the remaining 44% of branches are either never executed or never mispredicted. The desired distribution is that a small number of static branches should account for a large portion of the misses, as seen in this table. In this situation, the compiler can focus its efforts on eliminating this small number of branches, reducing mispredictions and improving performance.

The distribution of the number of instructions between branches and the number of instructions between mispredicted branches using the BTB with 2-bit counter scheme is presented in Table 5. All branch categories are considered in this data. The data shown are the dynamic counts of the number of branches which are separated by the specified number of instructions. For example, in the base architecture, 59% (335K) of branches are separated by 3-4 instructions, and 11% (5561) of mispredicted branches are separated by 1 instruction. In general, for the base architecture, there is a very small number of instructions between branches and mispredicted branches. The average values are 2.02 instructions between branches and 32.15 instructions between mispredicted branches. For a superscalar processor, this low number of instructions between mispredicted branches indicates a significant branch misprediction overhead. For the predicated architecture, the distribution is somewhat distorted since there are only 56 mispredicted branches in the entire program. The average values are 9.00 instructions between branches and 56355.55 instructions between mispredicted branches. By eliminating branches, the compiler has successfully increased the distance between branches and mispredicted branches for the predicate architecture.

Summary. This section demonstrates how predicated execution can be applied to the benchmark wc with the use of hyperblocks. The compiler was able to reduce the number of dynamic branch instructions by 45%. More importantly, we were able to remove almost all hard to predict branches. As a result, the number of dynamic mispredictions was reduced dramatically (1000 times), regardless of the branch prediction scheme employed. Thus, the results for wc indicated that predicated execution may lessen the need to employ a sophisticated branch prediction scheme. Finally, we saw that hyperblocks greatly increased the number of instructions between mispredicted branches. In the next section, we examine whether the the branch characteristics exhibited by wc are consistent across a set of benchmarks.

4 Experimental Evaluation

4.1 Methodology

The impact of predicated execution on branch behavior is evaluated using hyperblock compilation techniques in this section. The benchmarks studied consist of 022.li, 023.eqntott, 026.compress, 056.ear from SPEC-92, and the Unix utilities cmp, grep, lex, quick_sort, wc. The benchmarks are compiled to produce an intermediate code for the target architecture, either base or predicate. The base architecture is an 8 issue superscalar processor, with no limitation placed on the combination of instructions which may be issued each cycle. The base architecture is further assumed to have 64 integer and 64 floating-point registers. The memory system consists of a 64K direct mapped instruction cache and a 64K direct mapped, blocking data cache; both with 64 byte block size. The data cache is write-through with no write allocate and has a miss penalty of 12 cycles. The dynamic branch prediction strategy is one of three models: a 1K entry BTB with 2 bit counter, a 1K entry BTB with profile-based direction prediction, or a 1K entry branch target cache. The instruction latencies assumed are those of the HP PA-RISC 7100. The predicate architecture is the same as the base architecture with extensions to support predicated execution as described in Section 2.2. A 64-entry predicate register file is assumed in the predicate architecture.

Following register allocation and code scheduling, the intermediate code is in a form which could be executed by the target architecture. To allow simulation of the predicated code on the host HP PA-RISC processor, the code is modified to remove all predicated instructions. Instructions to emulate the effects of predicated instructions are inserted by the compiler, using the bit manipulation and conditional nullification capabilities of the PA-RISC instruction set. This emulation code is then probed. Execution of the probed code demonstrates correctness of the target architecture code, and also generates an instruction trace containing memory address information, predicate register contents, and branch directions. Note the code utilized specifically for emulation and trace generation is not simulated; therefore it is not counted in any of the measured statistics.

The compiler support utilized in this evaluation is more sophisticated than what was presented in Section 3 for wc. For the base architecture, superblock formation, superblock ILP optimizations, and superblock scheduling are applied to effectively generate code for a wide issue processor without predicated execution support [6]. For the predicate architecture, the ILP optimizations and scheduling techniques are

		0	1	2	3-4	5-8	9-16	17-32	33-64	65-128	129-256	257+
Base	Br	209K	27586	17	335K	4	3	2	0	0	0	0
	MP br	4060	5561	4	8	9	5487	23980	5444	5689	1742	160
Pred	$_{\mathrm{Br}}$	58	12	105K	24	1	210K	2	0	0	0	0
	MP br	5	7	4	8	q	6	3	1	Λ	Λ	1.3

Table 5: Distance between branches and mispredicted branches for wc using a BTB with 2-bit counter.




Figure 5: Reduction in total dynamic branches with predicated execution support.

applied to hyperblocks to expose additional ILP for a wide issue processor with predicated execution support. An important item to note is the branch behavior data for wc presented in this section is similar to that presented in Section 3. However, there are some distinct differences as to the categorization of branches. These differences are caused by the changes to the control flow graph and loop structure introduced by superblock and ILP transformations.

4.2 Results and Analysis

The branch analysis introduced in Section 3 was performed for each of the benchmarks. Here, much of the data is presented in graphical form rather than tables. Appendix A contains a complete tabular listing of the data generated for all benchmarks. The table format and contents is the same as that used in Section 3.

Total Dynamic Branches. Predicated execution enables the compiler to remove hard to predict branches from the instruction stream. Thus, the total number of dynamic branches in the program would be expected to decrease as the result of hyperblock techniques. Figure 5 shows the reduction in dynamic branches for each benchmark for the predicate architecture. As expected, predication significantly reduces the number of dynamic branches for most benchmarks, averaging a 27% reduction across the benchmarks. The one exception was 026.compress, which experiences a small increase in the number of branches for the predicated execution case (12343K to 12852K total dynamic branches, Table 7). The increase in the number of dynamic branches is a side-effect of the hyperblock formation procedure. As a hyperblock is formed, branches that cannot be removed from the merged blocks are predicated. These branches are predicted regardless of the value of their predicate, increasing the number of times each branch is fetched, and hence increasing the dynamic count for that branch. The reader is referred to Table 7 in Appendix A for a complete breakdown of the dynamic




Figure 6: Reduction in the number branch mispredictions with predicated execution support.

branch counts for each benchmark.

Total Mispredicted Branches. By allowing hard to predict branches to be removed from the instruction stream, the total number of mispredicted branches should be decreased with predicated execution support. Figure 6 shows this reduction for each of the benchmarks, using the three branch prediction schemes. A complete breakdown of the branch misprediction counts is provided in Appendix A, Table 8. For the majority of benchmarks, the number of mispredictions decreases significantly regardless of the prediction scheme employed. For wc and cmp, virtually all mispredictions are removed, regardless of the branch prediction scheme. Although the numbers are not as significant as the wc example presented in Section 3, the number of mispredictions is reduced by a factor of 6 for 023.eqntott and a factor of 4 for 056.ear (Table 8). Even though there is a 4% (Figure 5) increase in the number of dynamic branches for 026. compress, all branch prediction schemes achieve a 30% decrease in the number of branch mispredictions. The opposite trend appears for grep: the number of dynamic branches is reduced by 30% (Figure 5) with predication, but there is little decrease in the number of branch mispredictions and even an increase for the Btc model. This behavior occurs because grep is dominated by heavily biased branches. As a result, branches which are eliminated do not significantly reduce the number of mispredictions. The observed increase in mispredictions for the Btc model occurs because the branches in the hyperblock happen to be scheduled into the same cache block. Since the Btc model only allows a single prediction per cache block, prediction accuracy is lost.

Dynamic Distance Between Branches. Figure 7 presents the distribution, averaged across all benchmarks, of the number of instructions between branches and mispredicted branches. The dynamic branch prediction scheme utilized to derive this data is the BTB with 2-bit counter. The desired trend is for the distributions to shift to the right with predicated execution support. This indicates the compiler is




Figure 7: Distribution of the distance between branches and mispredicted branches using a BTB with 2-bit counter.

	Ва	ase	Pr	red
	ĺ	Mispred		Mispred
	Branches	Branches	Branches	Branches
022.li	3.5	43	3.7	62
023.eqntott	2.1	28	4.8	195
026.compress	7.3	78	8.7	137
056.ear	4.7	129	5.3	492
$_{ m cmp}$	2.6	433	3.6	43940
grep	0.9	126	1.2	100
lex	1.6	160	6.4	290
qsort	8.5	54	14.7	128
wc	2.0	46	6.8	28464
Average	3.7	122	6.1	8201

Table 6: Average distance between branches and mispredicted branches using a BTB with 2-bit counter.

successfully removing branches from the instruction stream, thereby increasing the distances between branches and mispredicted branches. The distributions indicate the desired behavior is obtained for the predicate architecture. The most notable change is the distance between mispredicted branches distribution which starts in the 3-4 instruction category for the base architecture. However, for the predicate architecture the distribution has been shifted to start in the 17-32 instruction range. This indicates the predicate architecture can consistently process a moderate number of instructions (17-32) before encountering a misprediction. This is especially important for wider issue processors, which cannot be fully utilized unless sufficient distance can be established between mispredicted branches. The individual dynamic distributions for each benchmark are given in Table 11 of the appendix.

On an individual benchmark basis, the average distance between branches and mispredicted branches is presented in Table 6. With predicated execution support, the compiler has effectively eliminated branches to increase distance between the remaining branches. The benchmark improved the largest amount is lex, 1.6 to 6.4 instructions. A more magnified effect is observed for the increased distance between mispredicted branches. For cmp and wc, almost all mispredictions are eliminated, thus the average distance between mispredictions is extremely high. The anomaly is grep, in which the average distance between mispredicted branches is reduced with predicated execution support. This behavior occurs because the number of mispredictions is relatively unchanged in the predicate architecture (Table 8). However,




Figure 8: Average taken frequency distribution of conditional branches across all benchmarks.

the total number of instructions executed in *grep* is reduced in the predicate architecture due to additional compiler optimization opportunities exposed by hyperblock formation. As a result, a net reduction in instructions per misprediction is observed.

Taken Branch Frequency. Figure 8 presents the average taken frequency distribution for conditional branches across all benchmarks. As discussed in Section 3, the effectiveness of the compiler support for predicated execution can be shown by eliminating or reducing the less biased branches and leaving the branches that are more heavily biased towards taken or not taken. As the figure shows, this was indeed the case. In particular, the number of branches that fall into the range of taken from 1% of the time to 90% of the time were reduced. In addition, branches that were never taken or taken 91-100% of the time have been increased.

5 Related Work

Predicated or guarded execution has been examined by several researchers. Decision tree scheduling utilizes guarded instructions to achieve large performance improvements on deeply pipelined processors [12]. Guarded instructions allow instructions from multiple execution paths to be placed in load/branch delay slots to effectively hide long execution latencies. Predicated execution support was used extensively in the Cydra 5 system [13] [18]. Predicated execution is integrated into the optimized execution of modulo scheduled inner loops to control the prologue, epilogue, and iteration initiation. Predicated execution also allows loops with conditional branches to be efficiently modulo scheduled.

Pnevmatikatos and Sohi examine the effectiveness of guarded execution on dynamically scheduled superscalar processors [19]. They show that full guarding can significantly increase the average basic block size and the average dynamic window size. They also show moderate increases in both may be obtained with restricted guarding. A major difference with this work is that we focus on characterizing the behavior of the branches responsible for mispredictions and the effectiveness of predicated execution to deal with these branches using hyperblock compilation techniques [16].

6 Conclusions

Branch instructions pose serious difficulties to exploiting instruction-level parallelism. Even with sophisticated branch prediction techniques, a large percentage of frequently executed branches remain difficult to predict. In this paper, an in-depth analysis of the characteristics of branches is presented. Branches which contribute large numbers of mispredictions are isolated and targeted for elimination with predicated execution support. Compiler support for predicated execution is based on a structure called a hyperblock. The goal of hyperblock formation is to intelligently group basic blocks from many different control flow paths into a single manageable block for compiler optimization and scheduling. Hyperblock formation focuses on eliminating unbiased branches, while leaving highly biased branches alone, since little performance gain is achieved by eliminating them.

Results show the compiler can substantially reduce the number of dynamic branches with predicated execution support. Across all benchmarks, an average of 27% reduction in the dynamic branches was observed. More importantly, though, the compiler is able to remove a large fraction of the difficult to predict branches. Therefore, the number of mispredictions is also considerably reduced. The addition of predicate support to an architecture utilizing a BTB with a 2-bit counter reduced the branch prediction misses by 75% in 4 of the 9 benchmarks. Over 20% of the branch prediction misses are eliminated in all but one of the benchmarks. The distance between branches and mispredicted branches is also an important measure. With predicated execution support the average distance between branches is increased from 3.7 to 6.1 instructions, and the average distance between mispredicted branches is increased from 122 to 8201, for the benchmarks studied.

While predicated execution support was able to reduce the number of mispredicted branches, there are still a large number of problematic branches remaining. These problematic branches motivate future architecture and compiler studies on predicated execution.

Acknowledgements

The authors would like to thank all members of the IMPACT research group and the anonymous referees whose comments and suggestions helped to improve the quality of this paper significantly. This research has been supported by the National Science Foundation (NSF) under grant MIP-9308013, Joint Services Engineering Programs (JSEP) under Contract N00014-90-J-1270, Intel Corporation, the AMD 29K Advanced Processor Development Division, Hewlett-Packard, SUN Microsystems, NCR, and NASA under Contract NASA NAG 1-613 in cooperation with ICLASS. John Gyllenhaal was also supported by an NSF Graduate Fellowship.

References

- J. E. Smith, "A study of branch prediction strategies," in Proceedings of the 8th International Symposium on Computer Architecture, pp. 135-148, May 1981.
- [2] T. Ball and J. R. Larus, "Branch prediction for free," in Proceedings of the ACM SIGPLAN 1993 Conference on Pro-

- gramming Language Design and Implementation, pp. 300-313, June 1993.
- [3] W. W. Hwu, T. M. Conte, and P. P. Chang, "Comparing soft-ware and hardware schemes for reducing the cost of branches," in Proceedings of the 16th International Symposium on Computer Architecture, pp. 224-233, May 1989.
- [4] J. A. Fisher and S. M. Freudenberger, "Predicting conditional branch directions from previous runs of a program," in Proceedings of 5th International Conference on Architectual Support for Programming Languages and Operating Systems, pp. 85-95, October 1992.
- [5] J. A. Fisher, "Trace scheduling: A technique for global microcode compaction," *IEEE Transactions on Computers*, vol. c-30, pp. 478-490, July 1981.
- [6] W. W. Hwu, S. A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Warter, R. A. Bringmann, R. G. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haab, J. G. Holm, and D. M. Lavery, "The Superblock: An effective technique for VLIW and superscalar compilation," *Journal of Supercomputing*, vol. 7, pp. 229-248, January 1993.
- [7] J. Lee and A. J. Smith, "Branch prediction strategies and branch target buffer design," *IEEE Computer*, pp. 6–22, January 1984.
- [8] T. Y. Yeh and Y. N. Patt, "Two-level adaptive training branch prediction," in *Proceedings of the 24th Annual Inter*national Symposium on Microarchitecture, pp. 51-61, November 1991.
- [9] M. D. Smith, M. Johnson, and M. A. Horowitz, "Limits on multiple instruction issue," in Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 290-302, April 1989.
- [10] D. W. Wall, "Limits of instruction-level parallelism," in Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 176–188, April 1991.
- [11] M. Butler, T. Yeh, Y. Patt, M. Alsup, H. Scales, and M. Shebanow, "Single instruction stream parallelism is greater than two," in *Proceedings of the 18th International Symposium on Computer Architecture*, pp. 276-286, May 1991.
- [12] P. Y. Hsu and E. S. Davidson, "Highly concurrent scalar processing," in *Proceedings of the 13th International Symposium on Computer Architecture*, pp. 386–395, June 1986.
- [13] B. R. Rau, D. W. L. Yen, W. Yen, and R. A. Towle, "The Cydra 5 departmental supercomputer," *IEEE Computer*, vol. 22, pp. 12–35, January 1989.
- [14] J. R. Allen, K. Kennedy, C. Porterfield, and J. Warren, "Conversion of control dependence to data dependence," in Proceedings of the 10th ACM Symposium on Principles of Programming Languages, pp. 177-189, January 1983.
- [15] J. C. Park and M. S. Schlansker, "On predicated execution," Tech. Rep. HPL-91-58, Hewlett Packard Laboratories, Palo Alto, CA, May 1991.
- [16] S. A. Mahlke, D. C. Lin, W. Y. Chen, R. E. Hank, and R. A. Bringmann, "Effective compiler support for predicated execution using the hyperblock," in *Proceedings of the 25th International Symposium on Microarchitecture*, pp. 45–54, December 1992.
- [17] V. Kathail, M. S. Schlansker, and B. R. Rau, "HPL play-doh architecture specification: Version 1.0," Tech. Rep. HPL-93-80, Hewlett-Packard Laboratories, Palo Alto, CA 94303, February 1994.
- [18] J. C. Dehnert, P. Y. Hsu, and J. P. Bratt, "Overlapped loop support in the Cydra 5," in Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 26-38, April 1989.
- [19] D. N. Pnevmatikatos and G. S. Sohi, "Guarded execution and branch prediction in dynamic ILP processors," in *Proceedings* of the 21st International Symposium on Computer Architecture, pp. 120-129, April 1994.

A Appendix

Туре				Condition	al		Unconditional					Jsr/Rts	Ind	Total
Class Locati	on	Lo Inner	op Outer	Inner	Non-loop Outer	StrLn	Lo Inner	op Outer	Inner	Non-loop Outer	StrLn			
022.li	Base Pred	2419K 2149K	57667 191K	147K 1141K	428K 341K	3405K 1959K	138K 398K	$\frac{4822}{10376}$	$\frac{2687}{26629}$	$\frac{263}{2725}$	121K 81179	549K 550K	0	7275K 6853K
023.eq	$_{ m Pred}^{ m Base}$	28708K 176M	101M 263K	2285K 956K	149M 1903K	5017K 4707K	172K 301K	$\frac{19578}{56317}$	$\frac{4465}{21}$	129K 176K	1614K 1625K	6873K 6886K	66 66	296M 193M
026.com	Base Pred	5217K 4383K	1758K 4264K	39 39	4760K 2664K	88 88	49590 306K	93008 871K	1 1	463K 361K	$\frac{22}{22}$	$\frac{250}{250}$	0 0	12343K 12852K
056.eai	r Base Pred	1065M 878M	$^{117}_{6320}$	$^{234M}_{21}$	43240K 18675	13047K 12420K	54997 233M	$\substack{41728\\1}$	$^{0}_{233\mathrm{M}}$	$\begin{smallmatrix} 111\\ 6311\end{smallmatrix}$	$^{2480} m K}_{2480} m K}$	15005K 15433K	0 0	1491M 1375M
cmp	Base Pred	210K 420K	13 13	315K 0	$\begin{smallmatrix}1\\44\end{smallmatrix}$	11 11	4037 0	$\frac{1}{2}$	$^{42}_{0}$	$\begin{smallmatrix} 0\\43\end{smallmatrix}$	0 0	31 31	0 0	530K 420K
grep	Base Pred	4300 210K	312K 108K	0 0	340K 118K	$\frac{465}{465}$	$\begin{array}{c} 0 \\ 4792 \end{array}$	8831 856	0 0	$\frac{5539}{9483}$	0 0	308 308	1 1	672K 453K
lex	Base Pred	5866K 6195K	778K 902K	242K 69121	6958K 1294K	$\frac{31689}{24227}$	51243 60470	105K 54295	$^{10190}_{4392}$	$\frac{42230}{18143}$	$\frac{4814}{5122}$	15600 16708	678 3881	14107K 8648K
qsort	Base Pred	5512K 2075K	0 0	242K 135K	0 0	1062K 455K	236K 1879K	0 0	0 0	0 0	108K 399K	614K 614K	0	7777K 5559K
wc	Base Pred	222K 210K	$58237 \\ 23$	6 6	199K 35	4 4	$11245 \\ 13137$	$\frac{26489}{7}$	$\frac{2}{2}$	$^{4927}_{29}$	0 0	29 29	0	523K 223K

Table 7: Dynamic branch breakdown for all benchmarks.

Туре			onditiona					nconditio			Jsr/Rts	Ind	Total	MPR
Class Location	Lo Inner	op Outer	Inner	Non-loop Outer	StrLn	Lo Inner	op Outer	Inner	Non-loop Outer	StrLn				
022.li Base Ctr Pro Btc Pred Ctr Pro Btc	197K 409K 326K 216K 187K 349K	$\begin{array}{r} 852 \\ 1568 \\ 965 \\ 37652 \\ 33123 \\ 65170 \end{array}$	29688 27645 45494 32243 26367 34196	11775 15357 16607 8955 15556 13297	218K 368K 402K 50515 68877 77203	118 76 47614 55 55 55 88911	153 80 1103 12 12 6132	$\begin{array}{c} 12\\ 12\\ 802\\ 25\\ 25\\ 13878\end{array}$	36 33 149 128 125 891	$\begin{array}{c} 4021 \\ 3474 \\ 83303 \\ 1500 \\ 772 \\ 48920 \end{array}$	261 K 256 K 445 K 218 K 213 K 405 K	0 0 0 0 0	724K 1082K 1370K 565K 545K 1104K	0.10 0.15 0.19 0.08 0.08 0.16
023.eqntott Base Ctr Pro Btc Pred Ctr Pro Btc	1119K 3708K 2944K 2290K 2860K 4712K	2133K 2819K 6263K 106K 124K 116K	182K 277K 361K 4334 6406 6112	24080K 37272K 30110K 215K 242K 400K	120K 227K 197K 24064 24459 26728	8571 7979 36177 3151 882 113K	$ \begin{array}{c} 1078 \\ 1078 \\ 48995 \\ 1960 \\ 1960 \\ 60461 \end{array} $	490 490 885 294 294 294	$\begin{array}{c} 2450 \\ 2450 \\ 54506 \\ 3245 \\ 3443 \\ 16269 \end{array}$	4118 3724 735K 9459 9459 1115K	3356K 3355K 6614K 2884K 2872K 4765K	$98 \\ 98 \\ 3154 \\ 0 \\ 0 \\ 0$	31010K 47676K 47370K 5543K 6147K 11334K	$\begin{array}{c} 0.10 \\ 0.16 \\ 0.16 \\ 0.03 \\ 0.03 \\ 0.06 \end{array}$
026.compress Base Ctr Pro Btc Pred Ctr Pro Btc Btc	274K 863K 411K 404K 624K 544K	49181 164K 116K 82058 341K 142K	$\begin{array}{c} 41 \\ 13 \\ 13 \\ 41 \\ 13 \\ 13 \\ 13 \end{array}$	953K 1512K 1167K 385K 740K 463K	104 104 104 143 143 143	$\begin{array}{c} 104 \\ 104 \\ 7761 \\ 26 \\ 26 \\ 77686 \end{array}$	$\begin{array}{c} 1974 \\ 1974 \\ 63251 \\ 10835 \\ 11783 \\ 78255 \end{array}$	13 13 13 13 13 13	8541 416 215K 286 286 104K	26 26 26 52 52 52	78 78 78 104 104 104	0 0 0 0 0	1287 K 2543 K 1981 K 883 K 1719 K 1411 K	$\begin{array}{c} 0.10 \\ 0.21 \\ 0.16 \\ 0.07 \\ 0.13 \\ 0.11 \end{array}$
056.ear Base Ctr Pro Btc Pred Ctr Pro Btc	23091K 21644K 32762K 9334K 9311K 22953K	15885K 14567K 19815K 6994 7894 7094	$\begin{array}{c} 6592 \\ 6392 \\ 6392 \\ 0 \\ 0 \\ 0 \\ 0 \end{array}$	19769K 23206K 19900K 998 798 2398	3077 2277 2777 3077 3377 2377	396 396 58031 99 99	693 693 39550 0 0	0 0 0 0 0	198 198 198 297 297 6894	$\begin{array}{c} 693 \\ 693 \\ 7086 \\ 693 \\ 693 \\ 74452 \end{array}$	6805K 6175K 9959K 5534K 5534K 8369K	0 0 0 0 0	65564K 65606K 82552K 14880K 14859K 31416K	$\begin{array}{c} 0.04 \\ 0.04 \\ 0.06 \\ 0.01 \\ 0.01 \\ 0.02 \end{array}$
Base Ctr Pro Btc Pred Ctr Pro Btc	1 1 397 19 15 28	2 2 3 2 12 3	$\begin{array}{c} 4374 \\ 4064 \\ 7797 \\ 0 \\ 0 \\ 0 \end{array}$	1 1 1 5 5 4	10 10 10 10 10 10	10 10 19 0 0	0 0 0 1 1 1	$\begin{smallmatrix} 8 \\ 8 \\ 42 \\ 0 \\ 0 \\ 0 \\ 0 \end{smallmatrix}$	$\begin{array}{c} 0 \\ 0 \\ 0 \\ 6 \\ 6 \\ 32 \end{array}$	0 0 0 0 0	1 1 1 1 1 1	0 0 0 0 0	4407 4097 8270 44 50 79	$\begin{array}{c} 0.01 \\ 0.01 \\ 0.02 \\ 0.00 \\ 0.00 \\ 0.00 \\ \end{array}$
grep Base Ctr Pro Btc Pred Ctr Pro Btc	452 559 606 4366 4049 7590	$\begin{array}{c} 4329 \\ 4053 \\ 8463 \\ 4666 \\ 4582 \\ 12720 \end{array}$	0 0 0 0 0	$\begin{array}{c} 5121 \\ 5322 \\ 9154 \\ 772 \\ 745 \\ 1349 \end{array}$	6 6 6 6	$0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 235$	5542555	0 0 0 0 0	52 38 973 65 39 1583	0 0 0 0 0	96 7 185 7 7 96	1 1 1 1 1	$10062 \\ 9991 \\ 19813 \\ 9889 \\ 9435 \\ 24000$	$\begin{array}{c} 0.01 \\ 0.01 \\ 0.03 \\ 0.02 \\ 0.02 \\ 0.05 \end{array}$
lex Base Ctr Pro Btc Pred Ctr Pro Btc Btc	39381 92560 71315 78864 82835 142K	$\begin{array}{c} 6429 \\ 25859 \\ 30734 \\ 13942 \\ 16872 \\ 55869 \end{array}$	$7019 \\ 9857 \\ 7057 \\ 600 \\ 23082 \\ 1737$	160K 269K 231K 35689 51618 84510	$\begin{array}{c} 4169 \\ 4510 \\ 4827 \\ 2649 \\ 3290 \\ 4454 \end{array}$	590 469 5306 190 185 32441	$\begin{array}{c} 2735 \\ 2403 \\ 12798 \\ 245 \\ 245 \\ 37525 \end{array}$	$\begin{array}{c} 958 \\ 710 \\ 3070 \\ 55 \\ 55 \\ 274 \end{array}$	$724\\608\\12641\\100\\100\\1020$	856 733 4618 874 1569 3865	$\begin{array}{c} 5181 \\ 5119 \\ 11773 \\ 5962 \\ 5932 \\ 13479 \end{array}$	771 771 874 819 819 830	228K 412K 396K 139K 186K 378K	$\begin{array}{c} 0.02 \\ 0.03 \\ 0.03 \\ 0.02 \\ 0.02 \\ 0.04 \end{array}$
qsort Base Ctr Pro Btc Pred Ctr Pro Btc	740K 697K 775K 133K 104K 171K	0 0 0 0 0	106K 101K 106K 41875 34671 52996	0 0 0 0 0	274K 272K 265K 137K 103K 74833	42 42 106K 131K 104K 190K	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	42 42 29399 51325 46621 124K	129K 129K 129K 133K 133K 208K	0 0 0 0 0	1250K 1200K 1413K 627K 526K 822K	$\begin{array}{c} 0.16 \\ 0.15 \\ 0.18 \\ 0.11 \\ 0.09 \\ 0.15 \end{array}$
Base Ctr Pro Btc Pred Ctr Pro Btc	$13704 \\ 13313 \\ 16019 \\ 20 \\ 16 \\ 29$	35 28 29 4 8 5	6 3 4 5 3 3	$19492 \\ 19674 \\ 24993 \\ 10 \\ 10 \\ 9$	2 2 2 2 2 2 2	$\begin{array}{c} 2 \\ 2 \\ 3734 \\ 1 \\ 1 \\ 1 \end{array}$	5 5 10887 3 3 7	$\begin{array}{c} 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \end{array}$	7 7 678 5 5 5	0 0 0 0 0	9 9 9 9 9	0 0 0 0 0	$33264 \\ 33045 \\ 56357 \\ 61 \\ 59 \\ 72$	$\begin{array}{c} 0.06 \\ 0.06 \\ 0.11 \\ 0.00 \\ 0.00 \\ 0.00 \end{array}$

Table 8: Branch misprediction breakdown for all benchmarks.

		0	1-10	11-20	21-30	31-40	41-50	51-60	61-70	71-80	81-90	91-100
022.li	Base Pred	4202K 4336K	382K 114K	452K 126K	182K 116K	219K 146K	158K 50258	93281 104K	166K 622K	130K 19165	84425 28929	370K 122K
023.eq	Base Pred	125M 158M	40752K 2124K	34506K 13088K	4328K 293K	18539K 163K	8855K 102K	9926K 14406	8043K 56995	419K 130K	6897K 9391K	29826K 934K
	mpress Base Pred	3980K 5973K	2651 K 2638 K	661K 2262K	1011K 4	803K 0	720K 261K	207K 225K	196K 228K	383K 145K	311K 36	804K 273K
056.ea	r Base Pred	1175M 1216M	86393K 37355K	38305K 37200K	14876K 70	19817K 382	43835K 19	18465K 57	7005K 0	4011K 0	14 14	65451K 65258K
cmp	Base Pred	409K 407K	105K 14	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	$\frac{11168}{13175}$
grep	Base Pred	445K 223K	195K 197K	0 160	0 0	$\begin{smallmatrix} 0\\250\end{smallmatrix}$	$\begin{smallmatrix} 1011\\0\end{smallmatrix}$	0 0	$\begin{array}{c} 0 \\ 723 \end{array}$	0 0	6 0	$^{14128}_{14952}$
lex	Base Pred	10848K 823K	1850K 583K	234K 12479	125K 240K	88545 6015	$\frac{44539}{71519}$	$\frac{38135}{54663}$	$\frac{91013}{35157}$	$\frac{33594}{47455}$	30043 116K	490K 6496K
qsort	Base Pred	1483K 2313K	2539K 1083K	565K 558K	$\frac{12718}{78642}$	114K 0	1503K 204K	295K 0	0	0	0 0	300K 198K
wc	Base Pred	331 K 210 K	$22270 \\ 14$	70264 5	34951 0	16 16	15584 8	0	1306 3	8	4033 0	3 3

Table 9: Taken frequency distribution for all benchmarks.

		10	20	30	40	50	60	70	80	90	100
022.li	Base Pred	0.00 0.00	0.00 0.00	0.01 0.00	0.01 0.01	$0.01 \\ 0.01$	0.01 0.01	$\begin{array}{c} 0.02 \\ 0.01 \end{array}$	$0.02 \\ 0.02$	$0.02 \\ 0.03$	0.15 0.14
023.eq	Base Pred	0.00 0.00	0.00 0.00	0.00 0.00	0.00 0.00	0.00 0.00	0.00 0.00	0.01 0.00	0.01 0.01	0.01 0.01	$0.15 \\ 0.12$
026.co	Base Pred	0.00 0.01	$0.01 \\ 0.01$	$0.01 \\ 0.02$	$0.01 \\ 0.02$	$0.02 \\ 0.02$	$0.03 \\ 0.03$	0.03 0.03	$0.04 \\ 0.04$	0.07 0.06	$0.31 \\ 0.27$
056.ea:	r Base Pred	0.00 0.00	0.00 0.00	0.01 0.01	$0.01 \\ 0.01$	$0.02 \\ 0.02$	$\frac{0.02}{0.02}$	$0.02 \\ 0.03$	$0.03 \\ 0.04$	$0.04 \\ 0.04$	0.18 0.09
cmp	Base Pred	$0.02 \\ 0.02$	$0.03 \\ 0.03$	$\frac{0.05}{0.05}$	$0.07 \\ 0.06$	$\frac{0.09}{0.08}$	$0.11 \\ 0.09$	$\substack{0.14\\0.12}$	$0.16 \\ 0.14$	$0.17 \\ 0.17$	$0.33 \\ 0.21$
grep	Base Pred	0.00 0.00	$0.00 \\ 0.01$	$\begin{array}{c} 0.01 \\ 0.02 \end{array}$	$0.01 \\ 0.02$	$0.01 \\ 0.03$	$0.02 \\ 0.04$	$0.02 \\ 0.04$	$0.03 \\ 0.05$	$0.03 \\ 0.07$	0.10 0.18
lex	Base Pred	0.00 0.00	0.00 0.00	0.00 0.00	0.00 0.01	0.00 0.01	0.01 0.01	0.01 0.01	0.03 0.01	$0.06 \\ 0.02$	0.29 0.33
qsort	Base Pred	$0.02 \\ 0.03$	$0.02 \\ 0.03$	$0.02 \\ 0.04$	$0.03 \\ 0.04$	$0.04 \\ 0.05$	0.06 0.08	0.07 0.09	0.09 0.10	$0.13 \\ 0.15$	$0.45 \\ 0.50$
wc	Base Pred	0.02 0.03	$0.02 \\ 0.03$	$0.02 \\ 0.04$	$0.03 \\ 0.04$	$0.05 \\ 0.05$	$0.05 \\ 0.11$	$0.06 \\ 0.17$	$0.06 \\ 0.24$	$0.09 \\ 0.32$	0.50 0.38

Table 10: Misprediction coverage for all benchmarks using a BTB with 2-bit counter.

		0	1	2	3-4	5-8	9-16	17-32	33-64	65-128	129-256	257+
022.li Base Pred	Br MP br Br MP br	2675K 46872 827K 8699	942K 6843 2307K 77905	834K 9795 910K 17157	792K 37061 1354K 35384	1187K 42965 539K 48790	369K 105K 1723K 94316	414K 182K 338K 170K	0 168K 0 396K	0 83099 0 136K	$\begin{array}{c} 0\\38330\\0\\49752\end{array}$	$0 \\ 2303 \\ 0 \\ 4915$
023.eqntott Base Pred	Br MP br Br MP br	119M 1110K 12308K 28313	$^{42025} m K}_{2745 m K}_{5236 m K}_{5820}$	10517K 923K 110M 9076	74928K 2510K 29587K 23577	$^{42437\mathrm{K}}_{1528\mathrm{K}}_{6171\mathrm{K}}_{2101\mathrm{K}}$	4393K 6969K 10489K 37682	564K 6538K 13706K 183K	5323 5229K 44191 194K	0 2411K 60473 1133K	$0 \\ 1034 \\ 0 \\ 83633$	0 7587 0 1741K
026.compress Base Pred	Br MP br Br MP br	2671K 16343 3094K 14549	$^{2073}_{11972}\\^{2151}_{2152}$	1346K 11683 508K 153	1587K 22967 1583K 1617	1384K 70153 2307K 70444	1163K 118K 952K 32889	1108K 231K 1108K 30654	867K 228K 945K 158K	0 321K 39 165K	6899 216K 9289 319K	$\begin{array}{c} 0\\37067\\0\\88904\end{array}$
056.ear Base Pred	Br MP br Br MP br	66504K 1106K 394M 1699	110M 715K 27198K 1205K	500M 209K 307M 617K	$^{440\mathrm{M}}_{7329\mathrm{K}}$ $^{336\mathrm{M}}_{1898}$	63641K 3980K 119M 1235K	180M 4435K 60810K 4792	54812K 21368K 59685K 2481K	36680K 12436K 30493K 7687	29738K 4204K 27265K 6384	7429K 1706K 9909K 19961	99 8069K 0 9297K
cmp Base Pred	Br MP br Br MP br	199K 5 46 5	115K 7 52614 4	11539 3 131K 3	117K 2 144K 1	$27589 \\ 8 \\ 78920 \\ 9$	$59111 \\ 14 \\ 13165 \\ 2$	${0 \atop 23} \atop 0 \atop 4}$	0 766 0 0	$\begin{array}{c} 0 \\ 375 \\ 0 \\ 0 \end{array}$	${ 587 \atop 0} \\ 3$	$\begin{array}{c} 0 \\ 2617 \\ 0 \\ 13 \end{array}$
grep Base Pred	Br MP br Br MP br	471K 5 270K 5	131K 34 98732 78	$\begin{array}{c} 320 \\ 8 \\ 17668 \\ 24 \end{array}$	$33591 \\ 32 \\ 31131 \\ 40$	$22061 \\ 45 \\ 21933 \\ 67$	$8615 \\ 330 \\ 8820 \\ 102$	3948 1581 4154 1807	$^{118}_{1879} \\ ^{0}_{2134}$	$0 \\ 2503 \\ 0 \\ 2844$	$0 \\ 2453 \\ 0 \\ 2194$	$\begin{array}{c} 0 \\ 1192 \\ 0 \\ 594 \end{array}$
lex Base Pred	Br MP br Br MP br	6802K 3980 559K 3185	3911K 9389 446K 14677	1165K 3382 589K 3421	600K 5372 849K 2054	970K 10799 5739K 39177	320K 18677 362K 27609	180K 38512 59628 35996	$\begin{array}{c} 7265 \\ 60385 \\ 118 \\ 39095 \end{array}$	$\begin{array}{c} 1350 \\ 39225 \\ 231 \\ 23024 \end{array}$	$^{1144}_{16704}_{00000000000000000000000000000000000$	$\begin{array}{c} 0 \\ 22785 \\ 0 \\ 17856 \end{array}$
qsort Base Pred	Br MP br Br MP br	1212K 13 359K 7	456K 4170 216K 0	$\begin{array}{c} 2393 \\ 13 \\ 14801 \\ 14 \end{array}$	1840K 15653 1623K 4809	1557K 225K 459K 5174	1373K 15801 538K 24833	562K 319K 1519K 69725	421K 442K 692K 253K	6 191K 14 211K	$0 \\ 31413 \\ 0 \\ 42847$	$\begin{array}{c} 0 \\ 4478 \\ 0 \\ 15459 \end{array}$
wc Base Pred	Br MP br Br MP br	348K 66 92054 6	$^{48759}_{\begin{subarray}{c}11\\23\\5\end{subarray}}$	$^{1341}_{\ \ 39}_{\ \ 4}_{\ \ 3}$	$\begin{array}{r} 26531 \\ 592 \\ 34 \\ 10 \end{array}$	$50051 \\ 207 \\ 78902 \\ 3$	$ \begin{array}{r} 31671 \\ 6120 \\ 26316 \\ 3 \end{array} $	$^{16145}_{8089}_{13151}_{14}$	$\begin{array}{c} 0 \\ 10476 \\ 13151 \\ 1 \end{array}$	$\begin{array}{c} 0 \\ 6565 \\ 0 \\ 1 \end{array}$	$\begin{smallmatrix}0\\1064\\0\\2\end{smallmatrix}$	0 35 0 13

Table 11: Distance between branches and mispredicted branches for all benchmarks using a BTB with 2-bit counter.